• <tbody id="2xwjy"></tbody>
      <menuitem id="2xwjy"><ins id="2xwjy"></ins></menuitem>

      <samp id="2xwjy"><ins id="2xwjy"><ruby id="2xwjy"></ruby></ins></samp>
      1. <samp id="2xwjy"><ins id="2xwjy"><ruby id="2xwjy"></ruby></ins></samp>
        <tbody id="2xwjy"><nobr id="2xwjy"><optgroup id="2xwjy"></optgroup></nobr></tbody>
      2. 參數資料
        型號: TMJ320C6211GNY167
        廠商: Texas Instruments, Inc.
        元件分類: 數字信號處理
        英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
        中文描述: 定點數字信號處理器
        文件頁數: 74/83頁
        文件大?。?/td> 1176K
        代理商: TMJ320C6211GNY167
        TMS320C6211, TMS320C6211B
        FIXED-POINT DIGITAL SIGNAL PROCESSORS
        SPRS073K
        AUGUST 1998
        REVISED MARCH 2004
        74
        POST OFFICE BOX 1443
        HOUSTON, TEXAS 77251
        1443
        MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
        timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1
        (see Figure 41)
        NO.
        150
        167
        UNIT
        MASTER
        MIN
        26
        4
        SLAVE
        MIN
        2
        6P
        6 + 12P
        MAX
        MAX
        4
        5
        t
        su(DRV-CKXH)
        t
        h(CKXH-DRV)
        Setup time, DR valid before CLKX high
        Hold time, DR valid after CLKX high
        ns
        ns
        P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
        For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
        switching characteristics over recommended operating conditions for McBSP as SPI master or
        slave: CLKSTP = 10b, CLKXP = 1
        (see Figure 41)
        NO.
        PARAMETER
        150
        167
        UNIT
        MASTER
        §
        MIN
        T
        9
        H
        9
        9
        SLAVE
        MIN
        MAX
        T + 9
        H + 9
        MAX
        1
        2
        3
        t
        h(CKXH-FXL)
        t
        d(FXL-CKXL)
        t
        d(CKXL-DXV)
        Hold time, FSX low after CLKX high
        Delay time, FSX low to CLKX low
        #
        Delay time, CLKX low to DX valid
        Disable time, DX high impedance following last data bit from
        CLKX high
        ns
        ns
        ns
        9
        6P + 4
        10P + 20
        6
        t
        dis(CKXH-DXHZ)
        H
        9
        H + 9
        ns
        7
        t
        dis(FXH-DXHZ)
        Disable time, DX high impedance following last data bit from
        FSX high
        2P + 3
        6P + 20
        ns
        8
        t
        d(FXL-DXV)
        Delay time, FSX low to DX valid
        4P + 2
        8P + 20
        ns
        P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
        For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
        §
        S =
        Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
        =
        Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
        T =
        CLKX period = (1 + CLKGDV) * S
        H =
        CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
        = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
        L =
        CLKX low pulse width
        = (CLKGDV/2) * S if CLKGDV is even
        = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
        FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX
        and FSR is inverted before being used internally.
        CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
        CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
        #
        FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock
        (CLKX).
        相關PDF資料
        PDF描述
        TMX320C6201GNY167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
        TMX320C6211GNZ167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
        TMP320C6211GNZ167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
        TMX320C6211PYP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
        TMP320C6211PYP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
        相關代理商/技術參數
        參數描述
        TMJ320C6211GNZ167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
        TMJ320C6211PYP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
        TMJ325AB7475KMHP 功能描述:CAP CER 4.7UF 25V X7R 1210 制造商:taiyo yuden 系列:M 包裝:剪切帶(CT) 零件狀態:在售 電容:4.7μF 容差:±10% 電壓 - 額定:25V 溫度系數:X7R 工作溫度:-55°C ~ 125°C 特性:軟端子 等級:AEC-Q200 應用:汽車,SMPS 濾波,Boardflex 敏感 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:1210(3225 公制) 大小/尺寸:0.126" 長 x 0.098" 寬(3.20mm x 2.50mm) 高度 - 安裝(最大值):- 厚度(最大值):0.110"(2.80mm) 引線間距:- 引線形式:- 標準包裝:1
        TMJ325AB7475KMHT 功能描述:4.7μF 25V 陶瓷電容器 X7R 1210(3225 公制) 0.126" 長 x 0.098" 寬(3.20mm x 2.50mm) 制造商:taiyo yuden 系列:M 包裝:剪切帶(CT) 零件狀態:有效 電容:4.7μF 容差:±10% 電壓 - 額定:25V 溫度系數:X7R 安裝類型:表面貼裝,MLCC 工作溫度:-55°C ~ 125°C 應用:汽車級,Boardflex 敏感 等級:AEC-Q200 封裝/外殼:1210(3225 公制) 大小/尺寸:0.126" 長 x 0.098" 寬(3.20mm x 2.50mm) 高度 - 安裝(最大值):- 厚度(最大值):0.106"(2.70mm) 引線間距:- 特性:軟端子 引線形式:- 標準包裝:1
        TMJ325KB7106KMHP 功能描述:CAP CER 10UF 25V X7R 1210 制造商:taiyo yuden 系列:M 包裝:剪切帶(CT) 零件狀態:在售 電容:10μF 容差:±10% 電壓 - 額定:25V 溫度系數:X7R 工作溫度:-55°C ~ 125°C 特性:軟端子 等級:AEC-Q200 應用:汽車,SMPS 濾波,Boardflex 敏感 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:1210(3225 公制) 大小/尺寸:0.126" 長 x 0.098" 寬(3.20mm x 2.50mm) 高度 - 安裝(最大值):- 厚度(最大值):0.110"(2.80mm) 引線間距:- 引線形式:- 標準包裝:1
        挺进千仞雪那紧致的密道丝袜
      3. <tbody id="2xwjy"></tbody>
          <menuitem id="2xwjy"><ins id="2xwjy"></ins></menuitem>

          <samp id="2xwjy"><ins id="2xwjy"><ruby id="2xwjy"></ruby></ins></samp>
          1. <samp id="2xwjy"><ins id="2xwjy"><ruby id="2xwjy"></ruby></ins></samp>
            <tbody id="2xwjy"><nobr id="2xwjy"><optgroup id="2xwjy"></optgroup></nobr></tbody>